duty cycle


Also found in: Dictionary, Thesaurus, Financial, Acronyms, Encyclopedia, Wikipedia.

du·ty cy·cle

(ti:ttot) (dū'tē sī'kĕl)
The ratio of inspiratory (ti) time to total-breathing-cycle time (ttot).

duty cycle

During chest compressions of a victim of cardiac arrest, the relative amount of time that the chest is compressed compared to the time that the chest is allowed to recoil to its fully inflated position. A cycle of 50% occurs when chest compression equals chest recoil.
See also: cycle
References in periodicals archive ?
6, when the network traffic is high, fixed duty cycle and higher collision of SMAC protocol result in higher data delay.
This kind of analysis focuses more on general engine health, system monitoring parameters and duty cycle behavior rather than focusing on a specific system.
This plot indicates that the average current and the dither amplitude are restricted in the conventional PWM method because it varies the duty cycle only at a fixed frequency.
Caption: FIGURE 2: [P.sub.j]/[P.sub.c] versus BER: performance degradation with increase in duty cycle (DC) of jamming signal, SF = 50, SNR = 20 dB, and User = 2.
To investigate the changes on the DC output voltages and ripple, the frequency was swept from 50 kHz to 300 kHz at a fixed duty cycle of 40%, and the output was probed.
In this paper, we propose an improved elite immune evolutionary algorithm (IEIEA), which is a modification of EA, for energy-efficient duty cycle design in wireless sensor networks.
The temperature of a trace at any duty cycle seems to be independent of frequency (at least at frequencies below where the skin effect comes into play).
The region of high axial velocity is larger for the low duty cycle cases, because of the reduction in the core thickness.
Some interesting work of using duty cycle to develop energy rating based on ISO 4409-2007 for hydraulic pump can be found in [13].
The duty cycle perturbation step size decreases as the load current versus duty cycle curve slope decreases.
The deviation in the current during the transition is caused by the change in the converter steady-state conditions and the sensitivity of the inductor current to duty cycle perturbations, as presented in [8].
The proposed protocol operates under the time division multiple access (TDMA) principle using a variable duty cycle enabling both power saving and the synchronization of the various entities through a well-defined and limited set of primitives.