cache

(redirected from Cache misses)
Also found in: Dictionary, Thesaurus, Encyclopedia.
Related to Cache misses: Cache line

cache

 [kash]
a memory mechanism used by a computer to accelerate access to information.
Miller-Keane Encyclopedia and Dictionary of Medicine, Nursing, and Allied Health, Seventh Edition. © 2003 by Saunders, an imprint of Elsevier, Inc. All rights reserved.

cache

A storage area on a PC’s hard drive where the browser temporarily stores web pages and/or graphic elements.
Segen's Medical Dictionary. © 2012 Farlex, Inc. All rights reserved.
References in periodicals archive ?
Zapata, "Automatic Analytical Modeling for the estimation of Cache Misses", International Conference on Parallel Architectures and Compilation Techniques (PACT'99), October 1999.
As the mean query generate time increases the number of uplink requests decreases because there will be less number of cache misses. In Figure 8b, when the mean query generate time drops below 50 seconds, because of the use of DU technique our strategy behaves significantly better than IR and UIR strategies.
There are no cache misses or back-end data transfers on an SSD.
The coverage factor is the fraction of original cache misses that are prefetched.
Such cache misses are known as cold start or compulsory misses.
Our procedure-placement technique improves the instruction cache mapping to reduce the number of instruction cache misses in one or multiple levels of instruction cache.
If the leading dimension of an array is critical--e.g., a multiple of a power of two--the effective space in the cache to hold a submatrix of that array may be drastically reduced (typically, several elements of the submatrix are to be stored at the same cache location, increasing the number of cache misses).
Sun says its ccNUMA version 1.0 latencies are of cache misses below Sequent's one-in-five or one-in-ten but have been deliberately kept high enough for students to be able to test and examine behavior clearly.
In case of cache misses, the caches access main memory through a 64-bit high-performance bus similar to that of the MC88110 [8].
A bus cycle in which the data requested are not in the cache is called a cache miss (cache misses dramatically slow the processor down).
where R is the number of requests a cloudlet receives per time unit (say a day), and M is the number of cache misses. We can readily obtain the number of cache misses M as the expected number of request driven transitions from S to V,
This leads to performance bottlenecks including Layer 1 / Layer 2 CPU cache misses and pipeline mispredictions.