bus

(redirected from bus architecture)
Also found in: Dictionary, Thesaurus, Encyclopedia.

BUS

Abbreviation for Bartholin glands, urethra, Skene glands.

bus

a set of parallel wires in a computer to which the central processing unit and all input-output units are connected. Each separate wire carries the electric current representing 1 bit. Buses interconnect the parts of the computer that communicate with each other, such as a video card or modem.

bus

The hardware that controls the flow of commands between the main processor and other components—memory, peripherals, etc.

BUS

Abbreviation for:
Bartholin's, urethral, Skene's (glands)
biological units
buspirone
busulfan, see there
References in periodicals archive ?
PCIe uses a dual simplex serial data stream with an embedded clock to overcome many of the performance limitations of parallel bus architectures.
SERIAL BUS ARCHITECTURE: Ultra ATA Bus Architecture
An advantage of SATA's point-to-point architecture over bus architectures (such as SCSI) is that a unique cable provides connectivity to each drive.
All PCI-based architectures, also know as "shared bus architectures," are able to handle communications with only one device at any given time, creating contention between network devices.
Other bus architectures, such as Mercury's Race and Sky's Skychannel, offer good performance but are not scaleable to the levels of RapidIO.