DLK1

(redirected from FA1)
Also found in: Acronyms.

DLK1

A gene on chromosome 14q32 that encodes a transmembrane protein  and putative tumour suppressor that plays a role in the differentiation of various cell types, including adipocytes and neuroendocrine cells.
Mentioned in ?
References in periodicals archive ?
The effect on plant growth, expressed as the mass of plant dry matter in Pod1 and Fer1, as a result of the application of FA1 or FAP1 is shown in Fig.
No detrimental effect on plant growth was observed for either of the flyash products or the flyash FA1.
Total amounts of the main elements (g/kg) in the components of FAP1, in FAP2, and the soils Sample FA1 Cement Additional FAP1 components (calculated) (A) Al 164 41 39 140 C 5.
concentrations of in vitro fermented swine fecal slurry added with soybean meal and different phytogenic feed additives Incubation time (h) Treatments Control FA1 FA2 Total gas production (ml/g) 12 60.
CANCO Parent then transfers its shares of FA1 to CANCO Sub under section 85 in exchange for additional common shares of CANCO Sub, resulting in the following ownership structure:
Following the transfer of shares, FA1 pays a dividend to CANCO Sub out of taxable surplus.
CANCO Sub's adjusted cost base in the shares of FA1 is reduced by a corresponding amount pursuant to section 92.
CANCO Parent owns 100 percent of the common shares of FA1 and FA2.
FA1 and FA2 are non-residents of Canada and both are resident in a low-tax jurisdiction.
FA2 insures the risks of its Canadian parent, FA1, and third-parties operating businesses entirely outside of Canada.
Insurance Income From: Canadian Parent 1,000 500 FA1 200 nil Third parties 1,100 1,000
FA1 Specifications: -- Usable ASIC gates: 600K -- bRAM (high density diffused single-port memory blocks): 384 Kb -- bRAM blocks: 12 -- eRAM (configurable distributed dual-port memory, flexibly traded-off with logic gates, approximately one bit per gate): 640 Kb -- eRAM blocks: 160 -- I/Os: 372 -- PLL: 4 Target Characteristics: -- Gate Speed: -- Fast input to output: 60ps -- Average Gate Delay: 80ps -- Flip-Flop CLK to Q: 100ps -- Operating frequencies: 400 MHz -- Gate Power: 20nW/MHz/gate -- bRAM Power (fully used): 6mW/block @ 100 MHz -- System Power: 350 mW (typical) Structured eASIC Family Characteristics: -- ASIC gates: 0.