linker

(redirected from Compile time)
Also found in: Dictionary, Thesaurus, Legal, Encyclopedia, Wikipedia.

link·er

(link'ĕr),
A fragment of synthetic DNA containing a restriction site that may be used for splicing genes.

linker

Etymology: ME, linke, connection
a small segment of synthetic DNA used to join DNA fragments in cloning.

link·er

(lingk'ĕr)
A fragment of synthetic DNA containing a restriction site that may be used for splicing genes.

linker

  1. a synthetic double-stranded OLIGONUCLEOTIDE, containing a sequence for a specific RESTRICTION ENZYME. A linker is used to attach COHESIVE ENDS to a DNA MOLECULE that has BLUNT ENDS, for use, for example, in GENE CLONING.
  2. DNA contained in a NUCLEOSOME that is not directly complexed with the HISTONES.
References in periodicals archive ?
In a fraction of the original compile time, the new SignalProbe technology allows users to incrementally route an internal node to an unused pin for analysis while fully preserving the design's original routing, timing, and design files.
This helps ensure stable designs, eliminates unnecessary timing closure efforts and reduces compile times.
Compile time reduction up to 50 percent for larger designs, and the addition of an incremental compilation option can further reduce compile time for all designs
With Rapid Recompile, customers can reuse previous compilation results to preserve performance, without the need for up-front design partitioning, and achieve an additional 50 percent compile time savings.
Enhanced Rapid Recompile-Now works with Quartus Integrated Synthesis for small design changes to deliver a compile time reduction averaging 50 percent compared to a full compile, and better timing preservation with consistent results.
The compiler includes a multicore acceleration capability to break the linearity of the compile time on large designs.
Altera's compile time improvements address the productivity needs of customers relying on Quartus II software to design their next-generation systems.
Priced at less than a penny per gate for large configurations, ZeBu-Server offers a high level of automation, short compile time, multi-user capabilities and greater execution speed than previous generations.
1 and Stratix III FPGAs show a performance advantage averaging one speed grade, and up to three speed grades, when using the best- effort comparison method, and a compile time advantage averaging 55 percent, and up to 80 percent, when using the timing-constrained comparison method.
PolySpace Technologies empowers companies building embedded software applications with the world's first and unique solution for the automatic detection of run-time errors at compile time.
Designs leveraging multiprocessor-based servers will obtain an even higher compile time advantage -- an additional 20 percent reduction on average -- using the industry's only vendor-supplied FPGA design software with multiprocessor support.
2, Altera customers can enjoy a compile time advantage three times that of competing high-end 65-nm FPGAs.